“…There are also attempts on GPUs to achieve higher parallelism, but on single GPU, the acceleration is still inefficient and utilizing GPU cluster results in high power consumption and expense [15,16]. Using specific hardware, including FPGA and ASIC, is a promising method to further accelerate HE calculations [17,18,19,20,21,22,23,24,25,26,27,28]. In [19] and [20], circuits for accelerating HE operations are designed on single ASIC chips.…”