2022 Design, Automation &Amp; Test in Europe Conference &Amp; Exhibition (DATE) 2022
DOI: 10.23919/date54114.2022.9774559
|View full text |Cite
|
Sign up to set email alerts
|

coxHE: A software-hardware co-design framework for FPGA acceleration of homomorphic computation

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
2
0

Year Published

2023
2023
2024
2024

Publication Types

Select...
4
3

Relationship

0
7

Authors

Journals

citations
Cited by 12 publications
(8 citation statements)
references
References 13 publications
0
2
0
Order By: Relevance
“…Furthermore, neither CPUs nor GPUs offer sufficient main memory bandwidth to cope with FHE workload's data-intensive nature. 16 23 Bootstrapping…”
Section: Related Workmentioning
confidence: 99%
See 2 more Smart Citations
“…Furthermore, neither CPUs nor GPUs offer sufficient main memory bandwidth to cope with FHE workload's data-intensive nature. 16 23 Bootstrapping…”
Section: Related Workmentioning
confidence: 99%
“…Several studies have proposed FPGA-accelerated architecture designs for FHE [ 14 , 15 , 16 , 17 , 18 , 19 ]. Notably, Riazi et al introduced HEAX, a hardware architecture that accelerates CKKS-based HE on Intel FPGA platforms and supports low parameter sets [ 14 ].…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…There are also attempts on GPUs to achieve higher parallelism, but on single GPU, the acceleration is still inefficient and utilizing GPU cluster results in high power consumption and expense [15,16]. Using specific hardware, including FPGA and ASIC, is a promising method to further accelerate HE calculations [17,18,19,20,21,22,23,24,25,26,27,28]. In [19] and [20], circuits for accelerating HE operations are designed on single ASIC chips.…”
Section: Introductionmentioning
confidence: 99%
“…Authors in [29,30] design the accelerators for Number-Theoretic Transform (NTT)/Inverse NTT (INTT), which takes much time among low-level HE operations. [24,25,26,27,28] introduce the accelerators for high-level operations, such as key switching and ciphertext multiplication. Most structures have the pipeline design; however, the pipelines are coarse-grained and the sub-blocks are not fully-pipelined.…”
Section: Introductionmentioning
confidence: 99%