Proceedings of the 43rd Annual Conference on Design Automation - DAC '06 2006
DOI: 10.1145/1146909.1146929
|View full text |Cite
|
Sign up to set email alerts
|

Criticality computation in parameterized statistical timing

Abstract: Chips manufactured in 90 nm technology have shown large parametric variations, and a worsening trend is predicted. These parametric variations make circuit optimization difficult since different paths are frequency-limiting in different parts of the multi-dimensional process space. Therefore, it is desirable to have a new diagnostic metric for robust circuit optimization. This paper presents a novel algorithm to compute the criticality probability of every edge in the timing graph of a design with linear compl… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
67
0

Year Published

2007
2007
2019
2019

Publication Types

Select...
4
2
1

Relationship

0
7

Authors

Journals

citations
Cited by 47 publications
(67 citation statements)
references
References 14 publications
0
67
0
Order By: Relevance
“…To do this, we calculate "criticality" defined as a probability that a gate belongs to the critical path of a circuit. Several methods to compute criticality have been proposed [8], [9]. We adopted the method proposed in Ref.…”
Section: ) Sensitivity Calculation Of ð ý îmentioning
confidence: 99%
See 1 more Smart Citation
“…To do this, we calculate "criticality" defined as a probability that a gate belongs to the critical path of a circuit. Several methods to compute criticality have been proposed [8], [9]. We adopted the method proposed in Ref.…”
Section: ) Sensitivity Calculation Of ð ý îmentioning
confidence: 99%
“…The CPU times for adjoint network analysis with a fast linear circuit simulator [10], the convolution in Eq. (9) and SSTA including criticality computation in Eq. (2) are 15.0s, 2.16s and 2.15s (e.g.…”
Section: Timing Optimization Via Decap Allocationmentioning
confidence: 99%
“…This concept is also extended to edge (node) criticalities in the timing graph of a circuit, i.e., the probability that a path passing through the edge (node) is critical. To this end, works like [2], [8] and [15] attempt to compute the criticality probability of edges in a timing graph, using a canonical first order delay model.…”
Section: Introduction and Previous Workmentioning
confidence: 99%
“…The cutset-based idea is extended in [15], to compute the criticality of edges by linearly traversing the timing graph. The criticality of an edge in a cutset is computed using a balanced binary partition tree.…”
Section: Introduction and Previous Workmentioning
confidence: 99%
See 1 more Smart Citation