2019 32nd IEEE International System-on-Chip Conference (SOCC) 2019
DOI: 10.1109/socc46988.2019.1570539111
|View full text |Cite
|
Sign up to set email alerts
|

Crosstalk-aware TSV-buffer Insertion in 3D IC

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2021
2021
2021
2021

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 14 publications
0
1
0
Order By: Relevance
“…Due to the rapid increase in the integration scale, crosstalk between TSVs is becoming a crucial issue as the TSV size and pitch shrinks and can result in serious signal integrity issues including the rise of noise margin and bit error rate. [4][5][6][7] Many analytical capacitive models have been proposed to evaluate the crosstalk in TSV arrays. These models are either based on the extraction of circuit parameters [8][9][10][11][12][13][14] such as resistance, capacitance, inductance, transconductance, or on field simulations 4,15,16) to examine the S parameters, etc.…”
Section: Introductionmentioning
confidence: 99%
“…Due to the rapid increase in the integration scale, crosstalk between TSVs is becoming a crucial issue as the TSV size and pitch shrinks and can result in serious signal integrity issues including the rise of noise margin and bit error rate. [4][5][6][7] Many analytical capacitive models have been proposed to evaluate the crosstalk in TSV arrays. These models are either based on the extraction of circuit parameters [8][9][10][11][12][13][14] such as resistance, capacitance, inductance, transconductance, or on field simulations 4,15,16) to examine the S parameters, etc.…”
Section: Introductionmentioning
confidence: 99%