Crosstalk in Balanced Interconnections Used for Differential Signal Transmission

Broyde, F.; Clavelier, Evelyne

doi:10.1109/tcsi.2007.900169

Cited by 16 publications

(10 citation statements)

References 14 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…A perfectly balanced interconnection comprises p pairs such that [2]: the TCs of the same pair have the same averaged p.u.l. impedance and p.u.l.…”

Section: Uniformity and Transpositionmentioning

confidence: 99%

“…X' is of size 2p × 2p and the interconnection is perfectly balanced if and only if interconnection, defined as a perfectly balanced interconnection in which any pair can be exchanged with any other pair without changing Z' or Y'. The interconnection is super balanced if and only if there exist X A , X B and X M such that [2]:…”

Section: Uniformity and Transpositionmentioning

confidence: 99%

See 1 more Smart Citation

Some internal crosstalk reduction schemes

Broyde¹,

Clavelier²,

Schutt-Ainé

2013

2013 IEEE 22nd Conference on Electrical Performance of Electronic Packaging and Systems

Self Cite

View full text Add to dashboard Cite

Fig. 1. A point-to-point link providing m channels, consisting of an interconnection, a near-end interface and termination device (NIT) and the far-end interface and termination device (FIT). The interconnection has n transmission conductors (TCs) and a reference conductor (GC).Abstract -We present and discuss different schemes which can be defined to mitigate internal crosstalk in transposed and untransposed uniform interconnections, and in non-uniform interconnections. We emphasize the unique characteristics of modal transmission schemes.

show abstract

“…A perfectly balanced interconnection comprises p pairs such that [2]: the TCs of the same pair have the same averaged p.u.l. impedance and p.u.l.…”

Section: Uniformity and Transpositionmentioning

confidence: 99%

Section: Uniformity and Transpositionmentioning

confidence: 99%

Some internal crosstalk reduction schemes

Broyde¹,

Clavelier²,

Schutt-Ainé

2013

2013 IEEE 22nd Conference on Electrical Performance of Electronic Packaging and Systems

Self Cite

View full text Add to dashboard Cite

show abstract

“…If R D is not present, the termination does not have an impedance matrix with respect to the CC, but it has an impedance matrix Z G1 with respect to the reference conductor. Z G1 is a diagonal matrix of size 4 × 4 equal to (1) …”

Section: Design Options For a Conventional Pdlmentioning

confidence: 99%

“…A differential link providing m channels uses an interconnection having n = 2m transmission conductors (TCs). The authors have recently provided an analysis of crosstalk in balanced interconnections used for differential signaling [1]. A pseudo-differential link (PDL) providing m channels [2, § 4.2.3] uses an interconnection having n = m TCs and a common conductor (CC) distinct from the reference conductor (ground).…”

Section: Introductionmentioning

confidence: 99%

Pseudo-differential links using a wide return conductor and a floating termination circuit

Broyde¹,

Clavelier²

2008

2008 51st Midwest Symposium on Circuits and Systems

Self Cite

View full text Add to dashboard Cite

Fig. 1. A conventional pseudo-differential link (PDL) comprising an interconnection consisting of 4 transmission conductors (TCs), numbered from 1 to 4, and a common conductor (CC).Abstract -This paper introduces a new type of pseudodifferential link in which the interconnection comprises a return conductor wider than the transmission conductors, whereas conventional pseudo-differential links use a common conductor similar to the transmission conductors. We explain the principle of this signaling scheme, referred to as the ZXnoise method, and the particular properties expected from the p.u.l. impedance and admittance matrices of the interconnection. The essential feature of the ZXnoise method is that it may provide low reflections and a good protection against external crosstalk, because the return conductor in a way acts as an electromagnetic screen, which shields the transmission conductors from ground.

show abstract

“…With the advances of circuit design technology, it is possible to reduce the physical dimensions of devices and interconnects, increase the switching speed of circuits [1,2]. As a result, some noises are produced by the parasitic couplings between adjacent signal lines, such as capacitance and inductance effects.…”

Section: Introductionmentioning

confidence: 99%

A new detection method for crosstalk delay faults in VLSI circuits using chaotic ant colony algorithms

2008

View full text Add to dashboard Cite

In the current circuit design technology, due to increasing device density and operation speed, crosstalk effects are induced between circuit elements. A new method for the detection of crosstalk faults in digital circuits is presented in this paper, the method is based on both the energy function model of digital circuits and the chaotic ant colony algorithms. First of all, the energy function models of basic gate circuits are constructed, then the energy function corresponding to a digital circuit is built. The energy function of a circuit is the summation of all energy functions of the gates in the circuit. The test vectors of crosstalk delay faults in the circuit are produced by computing the minimal energy states of energy functions. Secondly, a chaotic ant colony algorithm is designed to compute the minimal energy states. Experimental results show the method proposed in this paper is able to produce the test vectors of crosstalk delay faults if there are the test vectors for the faults, therefore the high fault coverage can be obtained by the proposed method.

show abstract

Crosstalk in Balanced Interconnections Used for Differential Signal Transmission

Cited by 16 publications

References 14 publications

Some internal crosstalk reduction schemes

Some internal crosstalk reduction schemes

Pseudo-differential links using a wide return conductor and a floating termination circuit

A new detection method for crosstalk delay faults in VLSI circuits using chaotic ant colony algorithms

Contact Info

Product

Resources

About