Crosstalk noise analysis for distributed parameter high-speed interconnect lines based on the transfer function

Ji, Xiaopeng; Ge, Lixin; Han, Xiaodong; Wang, Zhiquan

doi:10.1109/ccdc.2008.4597985

Search citation statements

Order By: Relevance

Paper Sections

Select...

Introduction1

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2011

Publication Types

Select...

Article1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

(1 citation statement)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The application of DSM (Deep Submicron) technologies in manufacturing leads to the increase of parasitic coupling capacitance and inductance among geometrically adjacent lines which will make the signal integrity-related failures unnegligible [1][2][3]. With nanometer technology and clock frequencies in GHz range, the signal integrity problems turn even more serious and directly influence the correctness and reliability of SoC (System on a Chip) function [4][5][6].…”

Section: Introductionmentioning

confidence: 99%

Wheel Rotation Algorithm Based Test Scheduling Strategy for Crosstalk Faults in High-Speed Ultra-Width Buses

Zhang

Ding

Wang

et al. 2011

AMR

View full text Add to dashboard Cite

To effectively test the signal integrity problems on high-speed ultra-width buses, a test scheduling strategy which is based on the k-line dividing theory and the Wheel Rotation algorithm is proposed in this paper. With k-line dividing theory, the ultra-width bus could be divided into many sub-buses consisting of k lines each. By testing all the k-line sub-buses in parallel with Wheel Rotation algorithm, the number of test patterns required for testing the crosstalk faults on high-speed ultra-width buses can be greatly reduced. Experimental results show that the proposed approach can significantly reduce the test time while retaining the test accuracy.

show abstract