Customizing VLIW processors from dynamically profiled execution traces

Malazgirt, Gorker Alp; Yurdakul, Arda; Niar, Smaïl

doi:10.1016/j.micpro.2015.09.005

Cited by 5 publications

(1 citation statement)

References 43 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…It also consists of an instruction analyzer which analyzes the program in order to switch the processor cores. As in [13], authors presented Memory organization has been very important part as it affects the speed of the execution. Also, smaller code size is necessary as the memories are costly.…”

Section: Introductionmentioning

confidence: 99%

Temporal Performance Analysis of Enhanced 8 Bit RISC Architecture

Dudhane¹,

Ravi²

2019

IJITEE

View full text Add to dashboard Cite

In this paper, we have proposed the development of the Enhanced 8-bit RISC architecture and the temporal performance analysis of the enhanced architecture. The enhanced 8 bit RISC architecture is powered with the additional block called as Co-operative Arithmetic and Logical Unit (CALU). The 8 bit core is designed using FPGA as SPARTAN-6 XC65LX9-3TQG144. The purpose of designing is to integrate number of instructions with additional instructions, which are 16 bits with keeping all original instructions execution having 8 bit format. We have designed the enhanced of 8 bit processor for improvement in speed as well as to speedup of the execution cycle, so that improvement in clock cycles per second for execution of an instruction. The Enhanced RISC architecture is fully compatible with the original core along with old instruction set. The CALU is designed to enhance the multi-byte capabilities of the core. The performance improvement in terms of the clock cycle savings has been recorded. The performance enhancement of average 71% has been recorded by the Enhanced core. The Enhanced RISC core has been developed and simulated on Xilinx Vivado 2017.3.

show abstract

Section: Introductionmentioning

confidence: 99%