CXL over Ethernet: A Novel FPGA-based Memory Disaggregation Design in Data Centers

Chenjiu, Wang,; He, Ke; Fan, Ruiqi; Wang, Xiaonan; Wang, Wei; Hao, Qinfen

doi:10.1109/fccm57271.2023.00017

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

CXL over Ethernet: A Novel FPGA-based Memory Disaggregation Design in Data Centers

Cited by 4 publications

References 18 publications

Demonstration of Optically Connected Disaggregated Memory With Hitless Wavelength-Selective Switch

Demonstration of Optically Connected Disaggregated Memory With Hitless Wavelength-Selective Switch

HEXO: Offloading Long-Running Compute- and Memory-Intensive Workloads on Low-Cost, Low-Power Embedded Systems

So Far and yet so Near - Accelerating Distributed Joins with CXL

Contact Info

Product

Resources

About