2017
DOI: 10.1155/2017/3560521
|View full text |Cite
|
Sign up to set email alerts
|

Data Link Layer Considerations for Future 100 Gbps Terahertz Band Transceivers

Abstract: This paper presents a hardware processor for 100 Gbps wireless data link layer. A serial Reed-Solomon decoder requires a clock of 12.5 GHz to fulfill timings constraints of the transmission. Receiving a single Ethernet frame on a 100 Gbps physical layer may be faster than accessing DDR3 memory. Processing so fast streams on a state-of-the-art FPGA (field programmable gate arrays) requires a dedicated approach. Thus, the paper presents lightweight RS FEC engine, frames fragmentation, aggregation, and a protocol… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
4
0

Year Published

2019
2019
2020
2020

Publication Types

Select...
3
3

Relationship

1
5

Authors

Journals

citations
Cited by 11 publications
(4 citation statements)
references
References 21 publications
0
4
0
Order By: Relevance
“…An efficient transceiver is required to deal with different MAC functionalities ranging from framing, synchronization, error control, scheduling and buffering. Authors in [159], demonstrate that it is possible to optimize transceiver architecture to bear high data rate reaching 100Gbps using parallelism and optimized memory usage along with frame length and error control techniques. Using efficient processing technique at the transceiver and sufficient memory size, it is possible to implement MAC protocols dealing with fast channel access, efficient scheduling technique and multi traffic communication 5) Link establishment, neighbor discovery and deafness problem: Before any communication starts, an establishment phase should be initiated.…”
Section: General Challenges and Future Research Directionsmentioning
confidence: 99%
“…An efficient transceiver is required to deal with different MAC functionalities ranging from framing, synchronization, error control, scheduling and buffering. Authors in [159], demonstrate that it is possible to optimize transceiver architecture to bear high data rate reaching 100Gbps using parallelism and optimized memory usage along with frame length and error control techniques. Using efficient processing technique at the transceiver and sufficient memory size, it is possible to implement MAC protocols dealing with fast channel access, efficient scheduling technique and multi traffic communication 5) Link establishment, neighbor discovery and deafness problem: Before any communication starts, an establishment phase should be initiated.…”
Section: General Challenges and Future Research Directionsmentioning
confidence: 99%
“…Each 1kB-framefragment is protected by an individual cyclic redundancy check (CRC) code. Secondly, it uses interleaved Reed-Solomon (RS) FEC codes [28] and supports hybrid automatic repeat request-I (HARQ-I) scheme with selective fragment retransmissions [9]. Thirdly, it reduces the overhead of HARQ-I by a dedicated link adaptation algorithm [29] and an acknowledge compression scheme [28].…”
Section: A Supported Functionalitymentioning
confidence: 99%
“…where P is the probability of error-free data delivery after r retransmissions, b is the bit error rate, and l is the data size in bits. More details on the data fragmentation can be found in [9], [10], [28], [41].…”
Section: E Data Fragmentation and Selective Fragment Repetitionsmentioning
confidence: 99%
“…Although the rate of this growth is tough to determine, it can be predicted through the utilisation of developed forecasting models. These forecasting models provide an indication concerning mobile data growth and the required spectrum needed for the future [45]. Therefore, forecasting MBB Data Traffic Growth and the required licensed MBB spectrum will yield a valuable perception of the general trends in MBB growth.…”
Section: Introductionmentioning
confidence: 99%