2003
DOI: 10.3938/jkps.43.887
|View full text |Cite
|
Sign up to set email alerts
|

Data Retention Time and Electrical Characteristics of Cell Transistor According to STI Materials in 90 nm DRAM

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2004
2004
2012
2012

Publication Types

Select...
3
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(2 citation statements)
references
References 0 publications
0
2
0
Order By: Relevance
“…While some of the films considered here lead to compressive stress, others lead to tensile stress. If the region is filled with larger compressive stress oxide, the cell transistor threshold voltage increase is observed due to the higher stress inside AA [2]. Stress cancellation effects when multiple films are used can be adequately characterized by our methodology.…”
Section: Fig 1 Is a Schematic Top -Down View Of Aa In An 8fmentioning
confidence: 90%
See 1 more Smart Citation
“…While some of the films considered here lead to compressive stress, others lead to tensile stress. If the region is filled with larger compressive stress oxide, the cell transistor threshold voltage increase is observed due to the higher stress inside AA [2]. Stress cancellation effects when multiple films are used can be adequately characterized by our methodology.…”
Section: Fig 1 Is a Schematic Top -Down View Of Aa In An 8fmentioning
confidence: 90%
“…This is a growing concern for sub-100nm gate length DRAM devices. Earlier work in this area is far from adequate in quantitatively understanding the stress distributions in high-density DRAM cells [1][2][3][4]. Therefore, it is necessary to quantitatively model and measure the stresses as well as analysis of its origin, which can provides us a guideline for future device design and process development.…”
Section: Introductionmentioning
confidence: 99%