2019 28th International Conference on Parallel Architectures and Compilation Techniques (PACT) 2019
DOI: 10.1109/pact.2019.00014
|View full text |Cite
|
Sign up to set email alerts
|

Deepframe: A Profile-Driven Compiler for Spatial Hardware Accelerators

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
4
1
1

Relationship

0
6

Authors

Journals

citations
Cited by 6 publications
(1 citation statement)
references
References 40 publications
0
1
0
Order By: Relevance
“…Cavazos et al [10] use profile data as input features to a regression model that predicts the best compiler flags. DeepFrame [18] incorporates deep learning methods to learn the most likely paths during execution and offload the regions to FPGAs. Though profiler-guided optimizations can automatically adjust code based on rules or models, they only cover a subset of all the available optimizations.…”
Section: Related Workmentioning
confidence: 99%
“…Cavazos et al [10] use profile data as input features to a regression model that predicts the best compiler flags. DeepFrame [18] incorporates deep learning methods to learn the most likely paths during execution and offload the regions to FPGAs. Though profiler-guided optimizations can automatically adjust code based on rules or models, they only cover a subset of all the available optimizations.…”
Section: Related Workmentioning
confidence: 99%