2015 IEEE International Symposium on Signal Processing and Information Technology (ISSPIT) 2015
DOI: 10.1109/isspit.2015.7394356
|View full text |Cite
|
Sign up to set email alerts
|

Delay and power consumption estimation in embedded systems using hierarchical performance modeling

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
4
0

Year Published

2017
2017
2023
2023

Publication Types

Select...
2
2

Relationship

1
3

Authors

Journals

citations
Cited by 4 publications
(4 citation statements)
references
References 15 publications
0
4
0
Order By: Relevance
“…There is a significant difference between the prediction of hierarchical performance modeling and real values [25] 7…”
Section: Review Protocolmentioning
confidence: 99%
“…There is a significant difference between the prediction of hierarchical performance modeling and real values [25] 7…”
Section: Review Protocolmentioning
confidence: 99%
“…In these studies, the response time of any performed task was not considered. In contrast, the algorithm applied in the present paper evaluates the response time by finding average value based on a framework which was developed and discussed in [2,4]. The time considered here between the application of input and occurrence of output can also be referred as the average Execution Time (ET).…”
Section: Related Workmentioning
confidence: 99%
“…The details of obtaining the desired performance equations (i.e. objective functions) are reported in [2,4].…”
Section: Dynamic Approachmentioning
confidence: 99%
See 1 more Smart Citation