2019
DOI: 10.1088/2053-1591/ab07cb
|View full text |Cite
|
Sign up to set email alerts
|

Design and analysis of energy efficient semi-junctionless n+n+p heterojunction p-channel tunnel field effect transistor

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4

Citation Types

0
4
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
6
1

Relationship

0
7

Authors

Journals

citations
Cited by 8 publications
(4 citation statements)
references
References 16 publications
0
4
0
Order By: Relevance
“…As the conduction current results from the tunnelling of electrons at the source-channel interface [8], enhancing the value of I ON in a TFET remains a major challenge. Numerous engineering techniques such as multi-gate TFET technology [9][10][11][12], high-k dielectric materials [13], heterojunctionbased structures [14][15][16][17], source pocket techniques [18][19][20] and junction-less and charge plasma concept-based devices [21][22][23][24] have been proposed to boost the value of the drain current. The source material engineering (SME) technique, utilized to enhance the performance of TFETs, involves the formation of a heterojunction at the source-channel interface by replacing the silicon of the source region by other materials (Ge, InAs and Group III-V materials), and has been investigated thoroughly in the literature [10,[14][15][16][17].…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…As the conduction current results from the tunnelling of electrons at the source-channel interface [8], enhancing the value of I ON in a TFET remains a major challenge. Numerous engineering techniques such as multi-gate TFET technology [9][10][11][12], high-k dielectric materials [13], heterojunctionbased structures [14][15][16][17], source pocket techniques [18][19][20] and junction-less and charge plasma concept-based devices [21][22][23][24] have been proposed to boost the value of the drain current. The source material engineering (SME) technique, utilized to enhance the performance of TFETs, involves the formation of a heterojunction at the source-channel interface by replacing the silicon of the source region by other materials (Ge, InAs and Group III-V materials), and has been investigated thoroughly in the literature [10,[14][15][16][17].…”
Section: Introductionmentioning
confidence: 99%
“…Numerous engineering techniques such as multi-gate TFET technology [9][10][11][12], high-k dielectric materials [13], heterojunctionbased structures [14][15][16][17], source pocket techniques [18][19][20] and junction-less and charge plasma concept-based devices [21][22][23][24] have been proposed to boost the value of the drain current. The source material engineering (SME) technique, utilized to enhance the performance of TFETs, involves the formation of a heterojunction at the source-channel interface by replacing the silicon of the source region by other materials (Ge, InAs and Group III-V materials), and has been investigated thoroughly in the literature [10,[14][15][16][17]. Implementation of magnesium silicide (p-type Mg 2 Si) as a source material has previously been examined by our research group and the results revealed the superiority of Mg 2 Si source double gate TFETs (DG-TFETs) over conventional Si source DG-TFETs with reference to enhanced transfer characteristics and better performance parameters such as a high I ON and I ON /I OFF ratio and low threshold voltage (V th ) and SS [25].…”
Section: Introductionmentioning
confidence: 99%
“…Source material engineering (SME) is one such technique that is implemented to enhance the performance of TFET by the formation of a heterojunction at the tunneling junction, by replacing the silicon of source region with other low bandgap materials (Ge, InAs and group III-V). The same has been investigated thoroughly in literature [8,[12][13][14][15]. In comparison to a Si source, magnesium silicide (Mg 2 Si) source with low energy bandgap (0.77 eV) and a low electron affinity (3.59 eV) forms a staggered type II heterojunction due to which, inter-band tunneling width reduces leading to an increase in BTBT rate and consequently increase in the I ON [16][17][18].…”
Section: Introductionmentioning
confidence: 99%
“…In this paper, a novel structure of dual material gate-engineered heterostructure junctionless tunnel field-effect transistor (DMGE-HJLTFET) with a lightly doped source was proposed to improve the performance of a conventional HJLTFET [31,32], where the corresponding heavily p type doping region / intrinsic region / heavily n type doping region (P + -I-N + )structure can be realized by the charge plasma concept with appropriate workfunction for the polar gate (PG) and control gate (CG). The PG is located at the source region and has a larger work function than CG for inducing a P + source while CG is located at the middle for inducing the intrinsic channel.…”
Section: Introductionmentioning
confidence: 99%