2021
DOI: 10.3390/s21248203
|View full text |Cite
|
Sign up to set email alerts
|

Design and Analysis of Low-Power and High Speed Approximate Adders Using CNFETs

Abstract: Adders are constituted as the fundamental blocks of arithmetic circuits and are considered important for computation devices. Approximate computing has become a popular and developing area, promising to provide energy-efficient circuits with low power and high performance. In this paper, 10T approximate adder (AA) and 13T approximate adder (AA) designs using carbon nanotube field-effect transistor (CNFET) technology are presented. The simulation for the proposed 10T approximate adder and 13T approximate adder … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
1
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 8 publications
(1 citation statement)
references
References 26 publications
0
1
0
Order By: Relevance
“…[5] In particular, conventional computing units consist of multiple electronic components to effectively process the acquired signals. The complementary-metal-oxide semiconductor (CMOS) technology-based architectures require more than five transistors even for simple arithmetic computation, [6] which significantly increases the complexity of backplane circuitry for in-sensor computing. [5] Unlike the CMOS architectures that process the signals in the digital domain, emerging neuromorphic computing allows in-memory processing in the analog domain, reducing the energy consumption, data processing time, and footprint of the computing devices.…”
mentioning
confidence: 99%
“…[5] In particular, conventional computing units consist of multiple electronic components to effectively process the acquired signals. The complementary-metal-oxide semiconductor (CMOS) technology-based architectures require more than five transistors even for simple arithmetic computation, [6] which significantly increases the complexity of backplane circuitry for in-sensor computing. [5] Unlike the CMOS architectures that process the signals in the digital domain, emerging neuromorphic computing allows in-memory processing in the analog domain, reducing the energy consumption, data processing time, and footprint of the computing devices.…”
mentioning
confidence: 99%