2005
DOI: 10.1109/ted.2005.850627
|View full text |Cite
|
Sign up to set email alerts
|

Design and Analysis of Multichannel LIGBTs in Junction Isolation Technology

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
4
0

Year Published

2007
2007
2014
2014

Publication Types

Select...
7
1

Relationship

0
8

Authors

Journals

citations
Cited by 15 publications
(4 citation statements)
references
References 9 publications
0
4
0
Order By: Relevance
“…As highlighted, for Type 2 devices the substrate thickness must be reduced below 250 ptm before forward voltage drop enhancement can be achieved, for the current density considered here. Substrate Thickness (1tm) 3 Fig. 8 is the predicted forward voltage drop/clamped inductive switching (CIS) trade-off curve at 100 A/cm2 as a function of substrate thickness.…”
Section: Proposed Structurementioning
confidence: 99%
See 1 more Smart Citation
“…As highlighted, for Type 2 devices the substrate thickness must be reduced below 250 ptm before forward voltage drop enhancement can be achieved, for the current density considered here. Substrate Thickness (1tm) 3 Fig. 8 is the predicted forward voltage drop/clamped inductive switching (CIS) trade-off curve at 100 A/cm2 as a function of substrate thickness.…”
Section: Proposed Structurementioning
confidence: 99%
“…Furthermore, enhancement in terms of current density enables a reduction in the area consumed and therefore cost per unit. Previously it has been shown that the incorporation of additional MOS channels at the silicon surface, like in Multi-Channel LIGBTs [1] - [3], can enhance the current handling capabilities and forward voltage drop. However it must be ensured that the increase in current is not offset by the increase in silicon area consumed by the additional MOS cells.…”
Section: Introductionmentioning
confidence: 99%
“…Several techniques, floating BLN (N + buried layer) [2], buried hole diverter [3], P + collector connected to the outmost enclosing N + sinker [4], and an BLN layer is implanted into the EPI region [5] are used to alleviate the high substrate current. Multichannel LIGBTs (MC-LIGBT) have been previously demonstrated in the double epitaxial lower dielectric isolation [6]. The MC-LIGBT offers a reduction in forward voltage drop due to the additional channels, which drives the base of the PNP transistor in LIGBT.…”
Section: Introductionmentioning
confidence: 99%
“…This makes the vertical electric field under the anode be stronger than the transverse field, which causes a great amount of holes inject into the p-substrate when the device is turned on. Electrons are then attracted to the p-substrate to form the substrate current that will in turn to cause the malfunction of other on-chip low power devices [2]. According [3] to references, the ways to suppress the substrate current include to isolate LIGBT and the p-substrate by using SOI, though effective, the cost of the process increases at the same time; using double epilayers [4][5] [6] to isolate the substrate current; and using the MEMS [7] technique to suppress the substrate current.…”
Section: Introductionmentioning
confidence: 99%