Design and Analysis of Multiplexer based Approximate Adder for Low Power Applications

Abstract

Low power consumption is crucial for error-acceptable multimedia devices, with picture compression approaches leveraging various digital processing architectures and algorithms. Humans can assemble useful information from partially inaccurate outputs in many multimedia applications. As a result, producing exact outputs is not required. The demand for an exact outcome is fading because new innovative systems are forgiving of faults. In the domain where error-tolerance is accepted, approximate computing is a new paradigm that relaxes the requirement for an accurate modeling while offering power, time, and delay benefits. Adders are an essential arithmetic module for regulating power and memory usage in digital systems. The recent implementation and use of approximate adders have been supported by trade-off characteristics such as delay, lower power consumption. This study examines the delay and power consumption of conventional and approximate adders. Also, a simple, fast, and power-efficient multiplexer-based approximate adder is proposed, and its performance outperforms the adders compared with existing adders. The proposed adder can be utilized in error-tolerant and various digital signal processing applications where exact results are not required. The proposed and existing adders are designed using EDA software for the performance calculations. With a delay of 81 pS, the proposed adder circuit reduces power consumption compared to the exact one. The experiment shows that the designed approximate adder can be used to implement circuits for image processing systems because it has a smaller delay and uses less energy.

Role of tuning techniques in advancing the performance of negative capacitance field effecting based full adder

“…The full adder is an essential module of the binary adder. Improving the performance of 1-bit full-adder is a top priority that has drawn a lot of research resources [20], [21]. Full adder develops highperformance, low-power systems.…”

Performance Enhancement of CNFET-based Approximate Compressor for Error Resilient Image Processing

“…Recognizing the substantial influence of compressor cells on multiplier performance and power consumption, various approximate compressors have been introduced in previous research [16][17][18][19][20]. Moreover, there are alternative methodologies, such as the introduction of an efficient multiplexer-based approximate adder, which has showcased superior performance relative to existing adder architectures [24]. Additionally, Sayadi et.al have pioneered the development of approximate compressors that tactically synchronize positive and negative approximations for input patterns with matching probability distributions [25].…”

Quantum Computing: Algorithms,Architectures, and Applications

“…The abstract highlights the advancements achieved in scaling up quantum systems and enhancing qubit coherence durations while examining the benefits and difficulties of each strategy. [21] The possible uses of quantum computing in many fields are examined in the next section. Quantum algorithms provide a serious danger to traditional encryption techniques in the realm of cryptography, but they also hold the possibility of quantum-safe cryptography.…”