Design and comparative analysis of on-chip sigma delta ADC for signal processing applications

Vardhini, P. A. Harsha; Makkena, Madhavi Latha

doi:10.1007/s10772-021-09800-8

Cited by 15 publications

(2 citation statements)

References 15 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Where fs is the sampling frequency, B is the bandwidth or highest frequency of the signal, the nyquist rate is 2B. [2] The theoretical limit of the SNR of Associate in Nursing ADC activity is predicated on the quantisation noise owing to the quantisation error inherent within the analog-to-digital conversion method once there's no oversampling and averaging. Since the quantisation error depends on the quantity of bits of resolution of the ADC the simplest case SNR is calculated as a perform of the Effective range of Bits…”

Section: Over Sampling Ratiomentioning

confidence: 99%

A Review on Higher Order Continuous-Time Sigma-Delta Modulators for ADC Design

Bhagat,

Raghuwanshi

2024

IJSREM

View full text Add to dashboard Cite

Abstract—In this paper, the concept of adaptive filtering has been proposed. It has been shown that signals often undergo variation in the noise environment encountered. Hence it becomes mandatory to design filters based on noise shaping and adaptive noise cancellation. Such filters are called adaptive filters and are used for applications requiring real time noise cancellation such as speech processing, live video broadcasting etc. The paper presents the structure of Sigma Delta or MASH ADCs which employ recursive encoding. SDM ADCs are also used to convert high bit-count, low- frequency digital signals into lower bit-count, higher-frequency digital signals as part of the process to convert digital signals into analog as part of a digital-to-analog converter (DAC). The paper focuses on the various approaches used thus far for the purpose, citing the pros and cons of each approach. Keywords— Adaptive Filter Design, Noise Filtering, Sigma Delta Modulator (SDM), MASH, Signal to Noise Ratio.

show abstract

Section: Over Sampling Ratiomentioning

confidence: 99%

A Review on Higher Order Continuous-Time Sigma-Delta Modulators for ADC Design

Bhagat,

Raghuwanshi

2024

IJSREM

View full text Add to dashboard Cite

show abstract

“…Digital MEMS microphones (introduced in 2006 [2]) have emerged as an alternative to overcome the size and cost limitations. As these microphones have an analog-to-digital converter (ADC) incorporated as a pre-amplifier [3], they have a single line PDM output; because of that, they are also known as PDM microphones (PDM-mics). A decimation filter (also known as a PDM-to-PCM converter) demodulates this PDM bitstream output to a PCM signal.…”

Section: Introductionmentioning

confidence: 99%

Efficient Sigma–Delta Sensor Array Beamforming

Carbajal Ipenza,

Masiero

2023

Sensors

View full text Add to dashboard Cite

Nowadays, sensors with built-in SDM are widely used in consumer, industrial, automotive, and medical applications, as they have become a cost-effective and convenient way to deliver data to digital processors. This is the case for micro-electro-mechanical system (MEMS), digital microphones that convert analog audio to a PDM bitstream. However, as the SDM output a PDM signal, sensors require either built-in or external high-order decimation filters to demodulate the PDM signal to a baseband multi-bit pulse-code modulated (PCM) signal. Because of this extra circuit requirement, the implementation of sensor array algorithms, such as beamforming in embedded systems (where the processing resources are critical) or in VLSI circuits (where the power and area are crucial) becomes especially expensive as a large number of parallel decimation filters are required. This article proposes a novel architecture for beamforming algorithm implementation that fuses delay and decimation operations based on maximally flat (MAXFLAT) filters to make array processing more affordable. As proof of concept, we present an implementation example of a delay-and-sum (DAS) beamformer at given spatial and frequency requirements using this novel approach. Under these specifications, the proposed architecture requires 52% lower storage resources and 19% lower computational resources than the most efficient state-of-the-art architecture.

show abstract