2010 IEEE/ACM International Symposium on Nanoscale Architectures 2010
DOI: 10.1109/nanoarch.2010.5510929
|View full text |Cite
|
Sign up to set email alerts
|

Design and comparison of NML systolic architectures

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
7
0

Year Published

2011
2011
2016
2016

Publication Types

Select...
3
3
2

Relationship

1
7

Authors

Journals

citations
Cited by 20 publications
(7 citation statements)
references
References 14 publications
0
7
0
Order By: Relevance
“…For example, systolic architectures can take advantage of the inherent pipelining associated with NML clocking. In this vein, we have begun to investigate compute-bound applications that map to systolic architectures [Crocker et al 2010]. Initial performance estimates indicate that NML has the potential to outperform low-power CMOS in terms of energy and energy delay product for high-throughput applications.…”
Section: Discussion and Future Workmentioning
confidence: 99%
“…For example, systolic architectures can take advantage of the inherent pipelining associated with NML clocking. In this vein, we have begun to investigate compute-bound applications that map to systolic architectures [Crocker et al 2010]. Initial performance estimates indicate that NML has the potential to outperform low-power CMOS in terms of energy and energy delay product for high-throughput applications.…”
Section: Discussion and Future Workmentioning
confidence: 99%
“…Wires are placed over and under the plane so that can be twisted allowing signals propagation in every direction. This is one of three techniques available to build loops in NML, the other solution is to use a 2-phase clock as proposed in [35] or magneto-electric interfaces to translate the magnetic signal into an electric one. For detailed explanations and results refer to [34] [7].…”
Section: Nml Background and Circuits Organizationmentioning
confidence: 99%
“…In particular, in QCA several circuits have been designed and simulated; as an example, in [51] and [52] SAs for matrix multiplication and Galois field multiplication have been proposed. Also, NML implementations for convolution filters have been proposed in [53]. While SAs help to solve the interconnection problem of this technology, they still suffer from a loss of performance in presence of loops.…”
Section: Systolic Arraysmentioning
confidence: 99%