2011
DOI: 10.1016/j.compeleceng.2011.08.008
|View full text |Cite
|
Sign up to set email alerts
|

Design and evaluation of low latency interconnection networks for real-time many-core embedded systems

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2012
2012
2018
2018

Publication Types

Select...
4
1
1

Relationship

1
5

Authors

Journals

citations
Cited by 7 publications
(3 citation statements)
references
References 18 publications
0
3
0
Order By: Relevance
“…(b) Usually it needs a suitable mechanism or control for assigning the connections. Also, the mechanism or control in Clos network is too complex [14,30,[45][46][47][48]. In routing a circuit in a Clos network, the only free decision is at the first stage switch, where any of the m middle switches can be chosen as long as the link to that middle switch is available.…”
Section: Related Workmentioning
confidence: 99%
“…(b) Usually it needs a suitable mechanism or control for assigning the connections. Also, the mechanism or control in Clos network is too complex [14,30,[45][46][47][48]. In routing a circuit in a Clos network, the only free decision is at the first stage switch, where any of the m middle switches can be chosen as long as the link to that middle switch is available.…”
Section: Related Workmentioning
confidence: 99%
“…The Hyper-Ring network [16][17][18] improves on the ring's scalability by double-linking via another ring dimension but its bisection bandwidth is not sufficient for hundreds of cores. Meshes and Tori are favorite networks but their diameters underperform the SpidergonDonut (SD) [19][20] for a large number of cores. The SD was recently shown to outperform in worst-case delay and diameter a wide range of popular OCINs for 64 cores.…”
Section: Introductionmentioning
confidence: 99%
“…The Spidergon-Donut OCIN [19][20] was introduced to interconnect the cores of more than a thousand core chip. The SD extends the commercial SG OCIN to the second dimension to reduce its diameter and worst-case latency for many-core processors.…”
Section: Introductionmentioning
confidence: 99%