1992
DOI: 10.1109/12.123382
|View full text |Cite
|
Sign up to set email alerts
|

Design and evaluation of the rollback chip: special purpose hardware for Time Warp

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
28
0

Year Published

1993
1993
2022
2022

Publication Types

Select...
6
2
2

Relationship

0
10

Authors

Journals

citations
Cited by 77 publications
(28 citation statements)
references
References 11 publications
0
28
0
Order By: Relevance
“…While designing MASM we have been therefore faced with the problem of how to distinguish between the process memory image portions containing data belonging to the federate and those portions containing data belonging to the RTI. Moreover, as widely shown (see, e.g., [2,4,5,16,17,19]) checkpointing might dominate on the run-time performance of optimistic simulation systems if not executed in an optimized manner. Hence, MASM also needs to address the issue of performing checkpointing operations efficiently by incrementally logging only dirty pages within the memory image portion related to the federate.…”
Section: Masm Overviewmentioning
confidence: 98%
“…While designing MASM we have been therefore faced with the problem of how to distinguish between the process memory image portions containing data belonging to the federate and those portions containing data belonging to the RTI. Moreover, as widely shown (see, e.g., [2,4,5,16,17,19]) checkpointing might dominate on the run-time performance of optimistic simulation systems if not executed in an optimized manner. Hence, MASM also needs to address the issue of performing checkpointing operations efficiently by incrementally logging only dirty pages within the memory image portion related to the federate.…”
Section: Masm Overviewmentioning
confidence: 98%
“…Earlier works employed auxiliary processors designed specifically to form a Parallel Reduction Network (PRN) in order to accelerate parallel global reduction as characterized by the computation of GVT and LBTS values [148]. Fujimoto et al presented a rollback chip that implements state saving and rollback functions for the LPs mapped on each processor in Time Warp optimistic simulations [149]. In [150], Rosu et al proposed an architecture for offloading communication-related functionality from the main processor to the network interface coprocessor, exposing such functionality as a Virtual Communication Machine (VCM) to simulation applications.…”
Section: Hardware Accelerationmentioning
confidence: 99%
“…In this case, a state to be restored due to rollback is always available, but, unless special hardware is employed to accelerate the state saving operation [9], the checkpointing overhead can reach unacceptable levels. Sparse and incremental state saving aim at reducing such an overhead.…”
Section: *Work Partially Supported By Grant No Erb4050pl932483 From mentioning
confidence: 99%