Design and Fabrication of a Microprocessor Using Adiabatic CMOS and Bennett Clocking

Hänninen, Ismo; Campos-Aguillón, César O.; Celis-Cordova, Rene; Snider, Gregory L.

doi:10.1007/978-3-319-20860-2_11

Cited by 7 publications

(3 citation statements)

References 8 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…PCs synchronize the speed of transfer and processing of information. The energy losses in the reversible PCs are out of the scope of this paper, but can be found in [14][15][16][17].…”

Section: Ddmentioning

confidence: 99%

See 1 more Smart Citation

Contactless four-terminal MEMS variable capacitor for capacitive adiabatic logic

Galisultanov¹,

Perrin²,

Samaali³

et al. 2018

Smart Mater. Struct.

View full text Add to dashboard Cite

This paper reports the design, energy recovery and logical functionality modelling of four-terminal MEMS comb-drive devices for capacitive adiabatic logic (CAL). The proposed electromechanical element consists of the moving mass with two insulated electrodes and two fixed electrodes. The two pairs of fixed and moving electrodes form an input and an output comb-drive capacitive transducers. The voltage across the input port allows us to control the capacitance of the output port. The developed contactless four-terminal design is simulated in Coventor MEMS+® software. In order to speed-up transient simulation of numerous devices in an electrical Spice simulator, the obtained electrical and mechanical characteristics are used to fit our Verilog-A analytical compact model. Spice-simulation results demonstrate CAL logical functionalities using cascadable power clock scheme, i.e. logic states differentiation and cascadability. Also we show that MEMS-based calculation is energy efficient, for example, in a chain of four buffers, 99.1% of the energy transferred to the device is recovered for later use when devices operate at 25 Hz. The non-recoverable energy is mainly dissipated by mechanical damping during the logic state transition from high to low level and can be removed by using retractable power clocks. For this mm-scale device the energy dissipated per operation is in the order of one pJ. This is still far from the energy dissipated by a nm-scale FET transistor, which is of the order of 10's aJ. However, for the contactless design constant electric field scaling is possible and the energy dissipation decreases proportionally to the cube of the size. Finally, the difference between the signal energy and the distinguish energy in MEMS-based adiabatic logic is discussed.

show abstract

“…PCs synchronize the speed of transfer and processing of information. The energy losses in the reversible PCs are out of the scope of this paper, but can be found in [14][15][16][17].…”

Section: Ddmentioning

confidence: 99%

“…PC's synchronize the speed of transfer and processing of information. The energy losses in the reversible PC's are out of the scope of this paper, but can be found in [14][15][16][17]. The design of the MEMS variable capacitor must be optimized for energy efficient charging and discharging processes.…”

Section: Introductionmentioning

confidence: 99%

Contactless four-terminal MEMS variable capacitor for capacitive adiabatic logic

Galisultanov¹,

Perrin²,

Samaali³

et al. 2018

Smart Mater. Struct.

View full text Add to dashboard Cite

show abstract

“…Each following process technology generation makes sit uation even worse: for 21 nm shadowed area constitutes 20% of chip area real estate, for coming 8 nm 50- 1 The article is published in the original. SERGEICHIK, IVANIUK 80% of area expected to be dark at any moment [12]. Energy efficiency is often achieved by the cost of reliability loss (as an example near threshold voltage circuits consider).…”

Section: Introductionmentioning

confidence: 99%

Digital watermark and fingerprint in variable rank linear-feedback shift register

Sergeichik

Ivaniuk

2016

Aut. Control Comp. Sci.

View full text Add to dashboard Cite

This paper presents new watermarking approach for hardware IP core (Intellectual Prop erty core) protection. The approach operates in BIST's (Built In Self Test) test pattern generation cir cuit-Variable Rank Linear Feedback Shift Register (VR LFSR), therefore it has wide application area. Theoretical part surveys related work, outlines the approach, studies attack resilience and prob ability of coincidence. Experimental part explores hardware implementations and their overheads. Fingerprinting approach, which can be used simultaneously with watermarking, is presented.

show abstract

A nanoelectromechanical energy-reversible switch: theoretical study and verification by experiment of its applicability to adiabatic computing

Mayet,

Muqeet,

Kurdahi

2024

J Comput Electron

View full text Add to dashboard Cite

Design and Fabrication of a Microprocessor Using Adiabatic CMOS and Bennett Clocking

Cited by 7 publications

References 8 publications

Contactless four-terminal MEMS variable capacitor for capacitive adiabatic logic

Contactless four-terminal MEMS variable capacitor for capacitive adiabatic logic

Digital watermark and fingerprint in variable rank linear-feedback shift register

A nanoelectromechanical energy-reversible switch: theoretical study and verification by experiment of its applicability to adiabatic computing

Contact Info

Product

Resources

About