2013 IEEE International Conference on Green Computing and Communications and IEEE Internet of Things and IEEE Cyber, Physical A 2013
DOI: 10.1109/greencom-ithings-cpscom.2013.339
|View full text |Cite
|
Sign up to set email alerts
|

Design and Implementation of a CMOS 1Gsps 5bit Flash ADC with Offset Calibration

Abstract: A 1Gsps 5-bit Flash ADC is designed with offset calibration and fabricated in TSMC 0.18ȝm CMOS process. This design contains the basic Flash ADC circuit and offset calibration. To achieve a high speed sampling rate, preamplifier with latch is applied. And in order to reduce the offset which is caused by mismatch, a type of calibration with current trimming is analysed and realized. The results of chip test with calibration show that the SNDR reaches 29.6dB and the SFDR reaches 45.6dB under the input frequency … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
3
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(1 citation statement)
references
References 3 publications
0
1
0
Order By: Relevance
“…In [6], the offset was calibrated by current trimming using a current digital-to-analog converter (DAC). However, since a current DAC was required for each comparator, the total power consumption increased.…”
Section: Introductionmentioning
confidence: 99%
“…In [6], the offset was calibrated by current trimming using a current digital-to-analog converter (DAC). However, since a current DAC was required for each comparator, the total power consumption increased.…”
Section: Introductionmentioning
confidence: 99%