Design and Implementation of a High-Performance 4-bit Vedic Multiplier Using a Novel 5-bit Adder in 90nm Technology

Chugh, Hemanshi; Singh, Sonal

doi:10.1109/icrito56286.2022.9964936

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2023

2024

Publication Types

Select...

Other2

Article1

Relationship

Self Cite0

Independent3

Authors

Journals

Cited by 3 publications

References 10 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

Implementing Energy Efficient Circuits Using Negative Capacitance Field Effect Transistors

Srinivasan,

Greeshma,

Kousik

et al. 2024

2024 3rd International Conference on Artificial Intelligence for Internet of Things (AIIoT)

View full text Add to dashboard Cite

Implementing Energy Efficient Circuits Using Negative Capacitance Field Effect Transistors

Srinivasan,

Greeshma,

Kousik

et al. 2024

2024 3rd International Conference on Artificial Intelligence for Internet of Things (AIIoT)

View full text Add to dashboard Cite

Parametrical Analysis and Thermal Sensitivity Study of 8-bit Vedic Multiplier

Chugh,

Singh

2023

2023 14th International Conference on Computing Communication and Networking Technologies (ICCCNT)

View full text Add to dashboard Cite

Optical 2-bit nanoscale multiplier using MIM waveguides

Nukhailawi,

Hussein

2024

Appl. Opt.

View full text Add to dashboard Cite

The plasmonic 2-bit multiplier is designed at a 1310 nm operating wavelength and a 65% transmission threshold (Tthreshold). Using the finite element method (FEM) with the COMSOL version 15 software, we simulated the suggested 2-bit multiplier, based on the principle of the constructive and destructive interferences between the input light waves. The results were delivered in graphs containing the transmission level (T) versus an operating wavelength range between 800 and 2000 nm, magnetic field distribution, modulation depth (MD), contrast ratio (CR), and insertion loss (IL). The modulation depth was 99.91%, the CR was 14.75 dB, and the IL was −1.2dB.

show abstract

Design and Implementation of a High-Performance 4-bit Vedic Multiplier Using a Novel 5-bit Adder in 90nm Technology

Cited by 3 publications

References 10 publications

Implementing Energy Efficient Circuits Using Negative Capacitance Field Effect Transistors

Implementing Energy Efficient Circuits Using Negative Capacitance Field Effect Transistors

Parametrical Analysis and Thermal Sensitivity Study of 8-bit Vedic Multiplier

Optical 2-bit nanoscale multiplier using MIM waveguides

Contact Info

Product

Resources

About