2014
DOI: 10.15623/ijret.2014.0315025
|View full text |Cite
|
Sign up to set email alerts
|

Design and Implementation of Address Generator for Wimax Deinterleaver on Fpga

Abstract: This Paper enumerates efficient method of address generator for WiMAX Deinterleaver using verilog coding. It is a low-complex, high speed and resource efficient method because it eliminates the requirement of floor function. The use of an internal multiplier of FPGA and the sharing of resources for quadrature phase-shift keying (QPSK),16-quadrature-amplitude modulation (QAM), and 64-QAM modulations along with all possible code rates makes our approach to be novel and highly efficient when compared with convent… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 3 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?