Design and Implementation of Fourth Arm for Elimination of Bearing Current in NPC-MLI-Fed Induction Motor Drive

Bharatiraja, C.; Selvaraj, Raghu; Chelliah, Thanga Raj; Munda, Josiah L.; Tariq, Mohd; Maswood, Ali I.

doi:10.1109/tia.2017.2759204

Cited by 40 publications

(15 citation statements)

References 48 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Due to this simplicity in modified SVM strategy, the proposed drive is switched at 900 Hz. It is low switching frequency as compared to the reported IMD in the literature [21][22][23]. Due to this low switching frequency, proposed IMD has less switching losses and higher efficiency.…”

Section: Introductionmentioning

confidence: 88%

Multi‐pulse AC–DC converter fed SVM controlled NPC inverter based VCIMD

Kant

Singh

2018

IET Power Electronics

View full text Add to dashboard Cite

A multi-pulse AC-DC converter fed space vector modulation (SVM) controlled neutral point clamped (NPC) inverter based vector control induction motor drive (VCIMD) is proposed here for medium power rating applications. To improve the power quality at supply side, a 12-pulse AC-DC converter is used and to meet the IEEE-519 standard, a high-pass filter is also used along with it. A three-level NPC inverter is utilised on the motor side to enhance the required performances of an induction motor drive (IMD). A modified SVM strategy is proposed to balance the capacitor voltages of the NPC inverter and to switch this inverter at very low switching frequency. The neutral point voltage balancing is achieved by the time adjustment between positive and negative small vectors. The model of proposed IMD is developed using the Simulink/MATLAB platform, and simulated response is validated with test results on a developed prototype in the laboratory to demonstrate its usefulness for medium power applications.

show abstract

Section: Introductionmentioning

confidence: 88%

Multi‐pulse AC–DC converter fed SVM controlled NPC inverter based VCIMD

Kant

Singh

2018

IET Power Electronics

View full text Add to dashboard Cite

show abstract

“…The 3L inverter for controlling 3-phase load is developed and their performances are observed in [211]. The bearing current is eliminated by introducing the Fourth-Arm technique in [214] which may be considered for 5phase inverters. The 3-phase transformer-less NPC MLI is designed for the grid connected PV applications in [215].…”

Section: Motivationmentioning

confidence: 99%

A Comprehensive Review on Space Vector Modulation Techniques for Neutral Point Clamped Multi-Level Inverters

2021

Self Cite

View full text Add to dashboard Cite

The Neutral Point Clamped (NPC) Multi-Level Inverters (MLI) have been ruling the power electronics industries for the past two decades. The Multi-Carrier Pulse Width Modulation (MCPWM) is common PWM techniques which are widely used in NPC-MLI applications. However, MCPWM is not having a good impact on the balancing of DC-link voltages, Common Mode Voltage (CMV) and limiting the Total Harmonics Distortion (THD). The Selective Harmonic Elimination (SHE) technique is introduced for reducing the THD, however all the switching angles should be maintained less than π/2 to keep the eliminated harmonics at constant level which narrows down the modulation index range. Hence, in recent days Space Vector Modulation (SVM) technique is widely used in NPC-MLI, which gives better DC-link voltage balancing, self-neutral point balancing, near-zero CMV reduction, better-quality harmonics profile and switching loss minimization. Hence, it is a preferred solution for the majority of electrical conversion applications such as electric traction, high power industrial drives, renewable power generation, and gridconnected inverters, etc. The paper gives a comprehensive review of the SVM for NPC-MLI. First, this paper deliberates the state of art for two-level SVM and extends it to three-level (3L) SVM. Also compares the 3L SVM performance with other MCPWM techniques. Followed by the various modified MLI SVM techniques in terms of their implementations, DC-link capacitor balancing, and reduction of CMV. Further, the review of MLI SVM is widened to open-end winding Inverters and multiphase MLIs. The final part of this paper discussed the future trends and research directions on MLI SVM techniques and its applications.

show abstract

“…Therefore, random bit number generations need higher circuit cost and implementation burden. Hence, the researchers recommended a linear feedback shift register (LFSR) for getting more randomness [35][36][37][38][39]. LFSR is commonly referred to as a pseudo-PWM code generator and works using a digital logical process of a binary number [29].…”

Section: Introductionmentioning

confidence: 99%

Hybrid Multicarrier Random Space Vector PWM for the Mitigation of Acoustic Noise

Madasamy¹,

Verma

Bharatiraja

et al. 2021

Electronics

Self Cite

View full text Add to dashboard Cite

The pulse width modulation (PWM) inverter is an obvious choice for any industrial and power sector application. Particularly, industrial drives benefit from the higher DC-link utilization, acoustic noise, and vibration industrial standards. Many PWM techniques have been proposed to meet the drives’ demand for higher DC-link utilization and lower harmonics suppression and noise reductions. Still, random PWM (RPWM) is the best candidate for reducing the acoustic noises. Few RPWM (RPWM) methods have been developed and investigated for the AC drive’s PWM inverter. However, due to the lower randomness of the multiple frequency harmonics spectrum, reducing the drive noise is still challenging. These PWMs dealt with the spreading harmonics, thereby decreasing the harmonic effects on the system. However, these techniques are unsuccessful at maintaining the higher DC-link utilizations. Existing RPWM methods have less randomness and need complex digital circuitry. Therefore, this paper mainly deals with a combined RPWM principle in space vector PWM (SVPWM) to generate random PWM generation using an asymmetric frequency multicarrier called multicarrier random space vector PWM (MCRSVPWM). he SVPWM switching vectors with different frequency carrier are chosen with the aid of a random bi-nary bit generator. The proposed MCRSVPWM generates the pulses with a randomized triangular carrier (1 to 4 kHz), while the conventional RPWM method contains a random pulse position with a fixed frequency triangular carrier. The proposed PWM is capable of eradicating the high-frequency unpleasant acoustic noise more effectually than conventional RPWM with a shorter random frequency range. The simulation study is performed through MATLAB/Simulink for a 2 kW asynchronous induction motor drive. Experimental validation of the proposed MCRSVPWM is tested with a 2 kW six-switch (Power MOSFET–SCH2080KE) inverter power module-fed induction motor drive.

show abstract

Design and Implementation of Fourth Arm for Elimination of Bearing Current in NPC-MLI-Fed Induction Motor Drive

Cited by 40 publications

References 48 publications

Multi‐pulse AC–DC converter fed SVM controlled NPC inverter based VCIMD

Multi‐pulse AC–DC converter fed SVM controlled NPC inverter based VCIMD

A Comprehensive Review on Space Vector Modulation Techniques for Neutral Point Clamped Multi-Level Inverters

Hybrid Multicarrier Random Space Vector PWM for the Mitigation of Acoustic Noise

Contact Info

Product

Resources

About