Design and implementation of high-performance 20-T hybrid full adder circuit

Kandpal, Jyoti; Tomar, Abhishek

doi:10.1007/s10470-023-02219-y

Analog Integr Circ Sig Process

2023

DOI: 10.1007/s10470-023-02219-y

|View full text |Cite

Design and implementation of high-performance 20-T hybrid full adder circuit

Jyoti Kandpal,

Abhishek Tomar

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2024

Publication Types

Select...

Article1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

References 25 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

Energy-efficient design and CNFET implementation of GDI-based ternary prefix adders

Shanmugam,

Chandrasekaran,

Manoharan

et al. 2024

Phys. Scr.

View full text Add to dashboard Cite

Ternary adders have produced more benefits compared to binary adders (i.e.) the ternary adder occupies less amount of area as well as produces less interconnect complexity. However, the CMOS implementation of the ternary adders failed to perform the process when the channel length was taken as 32nm. At 32nm technology, the CMOS transistors exhibit undesired effects such as Short Channel Effects (SCEs), mobility degradation, high leakage current, etc. Multi-gate devices are preferred to overcome these issues. CNFETs (Carbon Nano-tube Field Effect Transistors) are one of the technologies to work efficiently when the channel length is 32nm. In this paper, CNFET-based ternary prefix adders are designed. Power consumption is the most critical requirement for the VLSI system, as it enhances Energy Efficiency and reduces heat dissipation. One way to achieve this power reduction is by minimizing the number of transistors employed in the adder circuits. This study employed a reduction technique known as GDI (Gate Diffusion Input) logic included in the proposed prefix adder design. The overall experimental investigation is done with the help of the HSPICE supporting platform. The proposed adder improved by reducing the power by up to 83%, energy by up to 83%, current by up to 78%, and delay by up to 96%. Finally, the PDP (Power Delay product) was also reduced by 84% compared to existing ternary adders. The proposed design proves to be highly effective in implementing the neuron structure, with the corresponding parameters thoroughly analysed and well-documented in this study.

show abstract

Energy-efficient design and CNFET implementation of GDI-based ternary prefix adders

Shanmugam,

Chandrasekaran,

Manoharan

et al. 2024

Phys. Scr.

View full text Add to dashboard Cite

show abstract

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

Design and implementation of high-performance 20-T hybrid full adder circuit

Cited by 1 publication

References 25 publications

Energy-efficient design and CNFET implementation of GDI-based ternary prefix adders

Energy-efficient design and CNFET implementation of GDI-based ternary prefix adders

Contact Info

Product

Resources

About