Design and implementation of interfacing two FPGAs

Abed, Sa’ed; Mohd, Bassam Jamil; Al-Naami, Bassam; Alouneh, Sahel

doi:10.1109/innovations.2012.6207777

Search citation statements

Order By: Relevance

Paper Sections

Select...

Introduction1

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2024

Publication Types

Select...

Article1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

(1 citation statement)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…ADC, RF, Gradient is assigned a unique identification two-byte number followed by the size of data that particular block contains and finally entire data belonging to that block is concatenated. This method allows compact and easier way to transferred bulk data [1]. The data received at ZC706 FPGA Processor is divided into a various block and stored in different block memories to allow easy and quick access to them, simultaneously address of particular block inside memory is stored in data pointer register.…”

Section: Introductionmentioning

confidence: 99%

Design and Development of Fully Synchronize Indigenous Mri Spectrometer Transceiver for Artifact Free Images

2024

IRJMETS

View full text Add to dashboard Cite

The objective of this work is to establish an interface between two FPGAs using I/O interface available inside FPGAs for the purpose of reliable communication. The two FPGAs will be connected via UART protocol, to transfer data from one FPGA to another and vice versa. In this paper the transmitter and receiver are implemented on two separate ZYNQ boards. This calls for separate DDS for the modulation and demodulation of RF. The concept of twin DDS needs to be implemented in the transmitter and receiver. The data acquired by the receiver while undergoing the process of demodulation needs to include the offset values for proper reconstruction of image, if the inclusion of these values is missed out could lead to the ghosting artefact in the reconstructed images.

show abstract

Section: Introductionmentioning

confidence: 99%

Design and Development of Fully Synchronize Indigenous Mri Spectrometer Transceiver for Artifact Free Images

2024

IRJMETS

View full text Add to dashboard Cite

show abstract

Design and implementation of interfacing two FPGAs

Cited by 1 publication

References 7 publications

Design and Development of Fully Synchronize Indigenous Mri Spectrometer Transceiver for Artifact Free Images

Design and Development of Fully Synchronize Indigenous Mri Spectrometer Transceiver for Artifact Free Images

Contact Info

Product

Resources

About