2024
DOI: 10.1016/j.bspc.2023.105554
|View full text |Cite
|
Sign up to set email alerts
|

Design and implementation of low-power, high-speed, reliable and secured Hardware Accelerator using 28 nm technology for biomedical devices

Swati Mavinkattimath,
Rajashri Khanai,
Dattaprasad Torse
et al.
Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 40 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?