2021 IEEE 21st International Conference on Communication Technology (ICCT) 2021
DOI: 10.1109/icct52962.2021.9657856
|View full text |Cite
|
Sign up to set email alerts
|

Design and Implementation of OpenCL-Based FPGA Accelerator for YOLOv2

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
3
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(3 citation statements)
references
References 5 publications
0
3
0
Order By: Relevance
“…This suggests that our accelerator is better suited for use in powerconstrained satellite edge devices. Additionally, compared to custom-designed accelerators such as those proposed in [56,57,59,61], our accelerator can deploy various network architectures, demonstrating greater versatility and scalability.…”
Section: Discussionmentioning
confidence: 99%
See 2 more Smart Citations
“…This suggests that our accelerator is better suited for use in powerconstrained satellite edge devices. Additionally, compared to custom-designed accelerators such as those proposed in [56,57,59,61], our accelerator can deploy various network architectures, demonstrating greater versatility and scalability.…”
Section: Discussionmentioning
confidence: 99%
“…Additionally, the performance of our accelerator is compared with related state-of-theart work, as shown in Table 3. The studies referenced in [55][56][57] focused on accelerating the YOLOv2 network. Yu et al [55] proposed the OPU, a domain-specific FPGA overlay processor, implemented on the Xilinx XC7K325T FPGA.…”
Section: Performance Comparisonmentioning
confidence: 99%
See 1 more Smart Citation