2019
DOI: 10.1049/joe.2019.0727
|View full text |Cite
|
Sign up to set email alerts
|

Design and implementation of parallel CRC algorithm for fibre channel on FPGA

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 7 publications
0
1
0
Order By: Relevance
“…It can be configured for a different polynomial at any time externally. [23] introduces a design and development of parallel CRC algorithm for the hardware implementation on FPGA to meet the specifications for FC. The algorithm can process 128-bit parallel data in a block by broken it into four 32-bit data and calculate their CRC, respectively, based on the LFSR.…”
Section: B Comparison With More Workmentioning
confidence: 99%
“…It can be configured for a different polynomial at any time externally. [23] introduces a design and development of parallel CRC algorithm for the hardware implementation on FPGA to meet the specifications for FC. The algorithm can process 128-bit parallel data in a block by broken it into four 32-bit data and calculate their CRC, respectively, based on the LFSR.…”
Section: B Comparison With More Workmentioning
confidence: 99%