Design and Implementation of Ternary Logic Circuits for VLSI Applications

Abstract

This paper mainly concentrates on the design and implementation of ternary logic circuits. The ternary numeral system has its base as 3. Ternary logic will use three symbols, which are, 0,1 and 2. The ternary logic has significant merits over binary logic in designing digital circuits. In this paper, it is proposed to implement a half adder circuit using ternary 3 to 1 multiplexer. The main objective of the work is, to design and implement ternary logic circuits and to analyse the function of the ternary combinational circuits using mentor graphics tool in 90nm technology. This paper also compares the ternary half adder design using k-map method with the proposed ternary half adder using multiplexer in terms of power dissipation, propagation delay and transistor count.

Control Unit of a Three-Ports Hybrid Converter of a Microgrid Based on Ternary Logic Circuits

“…7: Electronic Circuit of STI in SimulinkThe Negative Ternary inverter (NTI) IS shown in Fig.8. by using Matlab/ Simulink[3]…”