2024 International Conference on Intelligent Algorithms for Computational Intelligence Systems (IACIS) 2024
DOI: 10.1109/iacis61494.2024.10721833
|View full text |Cite
|
Sign up to set email alerts
|

Design and Implementation of True Random Number Test Pattern Generator for Enhanced BIST Performance in Integrated Circuits

Malavath Mamatha,
V. Prithivirajan
Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 24 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?