ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)
DOI: 10.1109/iscas.2001.922351
|View full text |Cite
|
Sign up to set email alerts
|

Design and optimization of CMOS switches for switched tuning of LC resonators

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
4
0

Publication Types

Select...
3
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(4 citation statements)
references
References 3 publications
0
4
0
Order By: Relevance
“…The simple layout is not usually used, since its performance is supplanted by the ones of the other two structures. Although the donut layout presents the highest performance [10] [11], its use is conditioned by its availability in the CMOS or BiCMOS integration technologies.…”
Section: Ssca Circuitmentioning
confidence: 99%
See 2 more Smart Citations
“…The simple layout is not usually used, since its performance is supplanted by the ones of the other two structures. Although the donut layout presents the highest performance [10] [11], its use is conditioned by its availability in the CMOS or BiCMOS integration technologies.…”
Section: Ssca Circuitmentioning
confidence: 99%
“…Taking into account the aforesaid considerations, the NMOS physical model and the corresponding equivalent circuit [12], the simplified BS model for the ON and OFF states can be represented by the two bottom circuits of Fig. 2 [5] [10]. Note that the BS ON resistance, R BS-ON , the BS OFF resistance, R BS-OFF , and the BS OFF capacitance, C BS-OFF , are highly dependent on process fabrication, layout and bias conditions.…”
Section: Ssca Circuitmentioning
confidence: 99%
See 1 more Smart Citation
“…13], the simplified BS model for the ON and OFF states can be represented by the equivalent circuits ofFigures 2 and 3[14] …”
mentioning
confidence: 99%