2019
DOI: 10.1007/s10470-019-01402-4
|View full text |Cite
|
Sign up to set email alerts
|

Design and optimization of CMOS glitch-free frequency-to-voltage converter for frequency-locked loop at GHz ranges

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(1 citation statement)
references
References 6 publications
0
1
0
Order By: Relevance
“…Since the accuracy of the photon detection system will be seriously affected by the random fluctuation of the detection windows, the provided GHz clock signal should be stable enough to ensure sufficient swing amplitude, load driving capability, and small jitters. A clock generator based on a frequencylocked loop or a phase-locked loop can probably meet the requirements [12,13].…”
Section: Architecture Of the Detection Systemmentioning
confidence: 99%
“…Since the accuracy of the photon detection system will be seriously affected by the random fluctuation of the detection windows, the provided GHz clock signal should be stable enough to ensure sufficient swing amplitude, load driving capability, and small jitters. A clock generator based on a frequencylocked loop or a phase-locked loop can probably meet the requirements [12,13].…”
Section: Architecture Of the Detection Systemmentioning
confidence: 99%