Design and Performance of a 1 ms High-Speed Vision Chip with 3D-Stacked 140 GOPS Column-Parallel PEs †

Abstract

We have developed a high-speed vision chip using 3D stacking technology to address the increasing demand for high-speed vision chips in diverse applications. The chip comprises a 1/3.2-inch, 1.27 Mpixel, 500 fps (0.31 Mpixel, 1000 fps, 2 × 2 binning) vision chip with 3D-stacked column-parallel Analog-to-Digital Converters (ADCs) and 140 Giga Operation per Second (GOPS) programmable Single Instruction Multiple Data (SIMD) column-parallel PEs for new sensing applications. The 3D-stacked structure and column parallel processing architecture achieve high sensitivity, high resolution, and high-accuracy object positioning.

Scalable Pitch-Constrained Neural Processing Unit for 3D Integration with Event-Based Imagers

“…conjoint integration of high quality light sensing devices on the pixel tier with efficient readout and complex compute modules on the bottom tier -also called process tier. Several actors have already shown achievements basic 2D imaging technologies alone would not have permitted, for smart or autonomous [12]- [14] and EB [7] imagers. Fig.…”

Матричные Кмоп-Фотоприемники: Современное Состояние И Перспективы Развития

“…Дальнейшее совершенствование технологий позволило Sony создать высокоскоростной чип для технического зрения (рис. 11), который имеет 1,27 Мпикселей и быстродействие 1000 кадров в секунду [6].…”

End-to-End Implementation of a Convolutional Neural Network on a 3D-Integrated Image Sensor with Macropixel Array

“…Three-dimensional-integrated imager chips, whereby the photodetector array is stacked directly on top of a processing layer, offer considerable advantages in terms of pixel density and low latency processing [ 18 , 19 , 20 ]. Integrated solutions have been also proposed where one die, that performs a complete image capture, is stacked on top of another which executes the digital signal processing steps required for CNN inference [ 21 ].…”