Design and Simulation of an Improved Soft-Switched Synchronous Buck Converter

Yahaya, Nor Zaihar; Begam, K. M.; Awan, M.

doi:10.1109/ams.2009.62

Cited by 5 publications

(2 citation statements)

References 10 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The only issue is that the T D has to be provided longer. However, this is not true since simulation results proved otherwise [10], the details of which are presented in Results and Discussions section. The data in the table gives the advantages and disadvantages of different control schemes so that the choice of the design can easily be made based on cost, component count and simplicity.…”

Section: Predictive Gate Delay (Pgd)mentioning

confidence: 98%

Comparative Assessment of Gate Drive Control Schemes in High Frequency Converter

Yahaya

Iskandar

Begam

et al. 2011

Eng. Technol. Appl. Sci. Res.

Self Cite

View full text Add to dashboard Cite

Several gate drive control schemes are simulated and the results show that the Fixed Duty ratio (FDR) can help drive synchronous rectifier buck converter (SRBC) correctly with low dead time and hence reduce body diode conduction loss. Even though FDR is prone to cross-conduction effects, the design is simple. Apart from that, Adaptive Gate Delay (AGD) and Predictive Gate Delay (PGD) control schemes have also shown high level of efficiency. However, AGD generates more losses. Even though the total switching loss in PGD has not improved much of only 1 %, more than 82 % efficiency has been achieved in spite of the advantage in FDR and AGD schemes.

show abstract

Section: Predictive Gate Delay (Pgd)mentioning

confidence: 98%

Comparative Assessment of Gate Drive Control Schemes in High Frequency Converter

Yahaya

Iskandar

Begam

et al. 2011

Eng. Technol. Appl. Sci. Res.

Self Cite

View full text Add to dashboard Cite

show abstract

“…At high frequency operation, specifically above 1 MHz, the effect of gate drive circuit on overall performance becomes critical. Even though many circuit topologies employing LC resonant configuration techniques are applied [1][2][3][4][5][6][7][8][9][10][11][12][13], detailed analyses on switching loss and energy savings are yet to be further explored and verified.…”

Section: Introductionmentioning

confidence: 99%

Experimental Analysis of Parameter Limitations in High-Frequency Resonant Gate Driver

Yahaya¹,

Begam²,

Awan³

2010

IJET

Self Cite

View full text Add to dashboard Cite

In megahertz switching frequency, the effect of loss is significant. In diode-clamped resonant gate driver circuit, the resonant inductor current, duty ratio and dead time are the limiting parameters which bring implications to the switching loss and hence total gate drive loss. The experimental analysis has been carried out to validate the simulation results. From the predetermined inductor current of 9 nH, duty ratio of 20 % and dead time of 15 ns, remarkably, the experimental results show less than 10 % difference in value compared to the simulation. Therefore, this new finding validates that by using correct choice of these values, the diode-clamped resonant gate driver can operate better in higher switching frequency.

show abstract

Experimental analysis of a new zero-voltage switching synchronous rectifier buck converter

Yahaya

Begam

Awan

2011

IET Power Electron.

View full text Add to dashboard Cite

Design and Simulation of an Improved Soft-Switched Synchronous Buck Converter

Cited by 5 publications

References 10 publications

Comparative Assessment of Gate Drive Control Schemes in High Frequency Converter

Comparative Assessment of Gate Drive Control Schemes in High Frequency Converter

Experimental Analysis of Parameter Limitations in High-Frequency Resonant Gate Driver

Experimental analysis of a new zero-voltage switching synchronous rectifier buck converter

Contact Info

Product

Resources

About