Design and simulation of an ultra-low power high performance CMOS logic: DMTGDI

Pashaki, Elahe Rastegar; Shalchian, Majid

doi:10.1016/j.vlsi.2016.06.004

Search citation statements

Order By: Relevance

Paper Sections

Select...

One-bit Half Adder and Full Adder1

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2018

2024

Publication Types

Select...

Article4

Book2

Relationship

Self Cite0

Independent6

Authors

Journals

Cited by 16 publications

(1 citation statement)

References 14 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Our half adder scheme is shown in figure 10. The full adder extends the concept of the half adder by providing an additional carry-in (C in ) input as described in [37]. It adds three single-digit binary numbers, two inputs and a carry-in bit.…”

Section: One-bit Half Adder and Full Addermentioning

confidence: 99%

Adding binary numbers with discrete solitons in waveguide arrays

2020

View full text Add to dashboard Cite

We present a design and protocol to add binary numbers using discrete solitons in waveguide arrays. We show that the nonlinear interaction between discrete solitons in waveguide arrays can be exploited to design half and full adders. By modulating the separation between waveguides and introducing control solitons, we achieve the performance of an XOR gate. We construct the half and full adders using the XOR gate together with the previously-designed OR and AND gates. To facilitate the experimental realization, we calculate the profile of separations between the waveguides that will lead to the performance of the XOR gate.

show abstract

Section: One-bit Half Adder and Full Addermentioning

confidence: 99%