2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS) 2016
DOI: 10.1109/patmos.2016.7833678
|View full text |Cite
|
Sign up to set email alerts
|

Design and verification of analog CMOS circuits using the g<inf>m</inf>/I<inf>D</inf>-method with age-dependent degradation effects

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2019
2019
2023
2023

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 6 publications
references
References 8 publications
0
0
0
Order By: Relevance