Design Architectures of the CMOS Power Amplifier for 2.4 GHz ISM Band Applications: An Overview

Abstract

Power amplifiers (PAs) are among the most crucial functional blocks in the radio frequency (RF) frontend for reliable wireless communication. PAs amplify and boost the input signal to the required output power. The signal is amplified to make it sufficiently high for the transmitter to propagate the required distance to the receiver. Attempted advancements of PA have focused on attaining high-performance RF signals for transmitters. Such PAs are expected to require low power consumption while producing a relatively high output power with a high efficiency. However, current PA designs in nanometer and micrometer complementary metal–oxide semiconductor (CMOS) technology present inevitable drawbacks, such as oxide breakdown and hot electron effect. A well-defined architecture, including a linear and simple functional block synthesis, is critical in designing CMOS PA for various applications. This article describes the different state-of-the art design architectures of CMOS PA, including their circuit operations, and analyzes the performance of PAs for 2.4 GHz ISM (industrial, scientific, and medical) band applications.

A 0.35μm Low-Noise Stable Charge Sensitive Amplifier for Silicon Detectors Applications

“…Frequency domain analysis was performed from 1Hz to 10 GHz. The bias current is adjusted by changing the value of the external resistor allowing changing the transconductance as represented in equation (7). The gain (absolute value) varied from 40.6 dB to 53.8 dB.…”

“…A VLSI preamplifier costs much less than a hybrid one or a preamplifier unit [5]. CMOS exhibits several advantages over other concurrent technologies and and is preferred in VLSI circuit design [6][7]. A very popular approach in designing the VLSI CSA is the usage of an operational amplifier (Op-amp), with the R-C feedback network.…”

An 8.72 µW Low-Noise and Wide Bandwidth FEE Design for High-Throughput Pixel-Strip (PS) Sensors

“…CMOS exhibits several advantages over other concurrent technologies (such as Bipolar, BiCMOS, etc.) and therefore, usually preferred to design application-specific integrated circuits (ASICs) [ 6 , 14 , 18 , 19 ]. A widely accepted front-end electronics (FEE) design approach is the use of an operational amplifier (Op-amp), with the R-C feedback network.…”

“…A. Baschirotto et al [ 20 ], designed a front-end using a single-ended amplifier as CSA. The circuit works at high frequency and very low voltage; however, the disadvantages of that circuit are high power consumption and high equivalent noise charge (ENC) which worsen the radiation-hardened behavior of the circuit [ 9 , 19 , 25 , 28 , 29 ]; furthermore, the circuit was prone to more parallel noise generated by the passive feedback resistor. The main problem in designing nuclear spectroscopy very large scale integration (VLSI) readout front ends is the execution of low-noise and low-power CSA, which guarantees high particles flux with the lowest pulse pile-up.…”

A Low-Voltage Multi-Band ZigBee Transceiver

“…Several methods have been proposed to improve the traditional transceiver structure by integrating multiple functions in one module or reusing bias current in multiple modules [3][4][5][6][7]. For each module in the transceiver, the traditional design optimization theory is mainly aimed at the improvement of circuit performance while less consideration is given to power saving [8][9][10][11][12]. In order to minimize the power consumption of the WSN system fundamentally, attention should be paid both to the system architecture and to the circuit modules.…”