2016
DOI: 10.1007/s10470-016-0718-0
|View full text |Cite
|
Sign up to set email alerts
|

Design methodology for low power RF LNA based on the figure of merit and the inversion coefficient

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
7
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 6 publications
(7 citation statements)
references
References 9 publications
0
7
0
Order By: Relevance
“…Other sizing methods based on the Inversion Coefficient concept have been proposed [12]. However, in many circuits where passive elements play a key role such as Low Noise Amplifier (LNA), circuits are optimized using time-consuming iterations of the IC based method since no passive part related constraints are considered in the active part optimization [13].…”
Section: Classical Design Sizing Methods In Analog and Rfmentioning
confidence: 99%
“…Other sizing methods based on the Inversion Coefficient concept have been proposed [12]. However, in many circuits where passive elements play a key role such as Low Noise Amplifier (LNA), circuits are optimized using time-consuming iterations of the IC based method since no passive part related constraints are considered in the active part optimization [13].…”
Section: Classical Design Sizing Methods In Analog and Rfmentioning
confidence: 99%
“…The IC is adopted in [8,9] as the basis of their design methodology. The design methodology adopted in [8] starts by characterizing the MOSFET in the target technology to extract the technology parameters forming the device parameters' expressions.…”
Section: Introductionmentioning
confidence: 99%
“…This approach eliminates the classical redesign iterations; however, it does not address the problem of transistor sizing. On the other hand, [28] reports a portable design methodology based on a low-power figure of merit (FOM) and inversion coefficient (IC). The IC is a normalization of the MOS drain current that allows a description of the transistor behavior independently of its technological parameters.…”
Section: Introductionmentioning
confidence: 99%