“…Smaller devices' size allows for smaller chip area and lower switching loss due to smaller parasitic capacitance. The sizing W/L of the output transistors MPOW1 and MPOW2 depends on the tradeoff between conduction loss and switching loss, which are 2 major power loss components in the power stage of the buck converter [51]. The equations for switching loss and conduction loss can be written as follows.…”