2018
DOI: 10.1504/ijaip.2018.10006418
|View full text |Cite
|
Sign up to set email alerts
|

Design of an ultra-low power, low complexity and Low Jitter PLL with digitally controlled oscillator

Help me understand this report

This publication either has no citations yet, or we are still processing them

Set email alert for when this publication receives citations?

See others like this or search for similar articles