Design Of Area Efficient And Low Power 4-Bit Multiplier Based On Full- swing GDI technique

Albadry, Omnia Ali; El‐Bendary, Mohsen A. M.; Amer, Fathy Z.; Singy, Said M.

doi:10.1109/itce.2019.8646341

Cited by 18 publications

(1 citation statement)

References 9 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The purpose of Albadry et al's study is to offer a design for a 4-bit multiplier that makes use of full adder cells and is founded on the full swing gate diffusion input approach [8]. The suggested adder design utilises a total of 18 transistors, and it is evaluated and contrasted with several logic styles for complete adders simulated with the use of cadence virtuoso, which is based on TSMC 65nm models and operates at a frequency of 250MHz with a supply voltage of 1v.…”

Section: Fig 5 Multi Threshold 4-bit Full Addermentioning

confidence: 99%

Comparative Analysis of CMOS based Full Adders by Simulation in DSCH and Microwind

Gamage¹,

Subramaniam

Zainuddin

2022

Malaysian J. Sci. Adv. Tech.

View full text Add to dashboard Cite

The decrease of surface area is a critical concern for any type of digital circuit. For example, the VLSI approach is used to lower the chip's size, which increases both the device's density and its performance. When it comes to digital circuits, a full adder circuit is a crucial part of any arithmetic processor. A computer, or any other type of computer, will have this component. Most arithmetic operations performed as of now are 64 bits. As a result, we need a sizable amount of room to complete this procedure. We can also take use of these advantages even if we increase the number of bits that need to be processed in parallel. This research attempts to demonstrate how a 4-bit CMOS-based full adder circuit is designed and simulated using Microwind and DSCH at various technology levels. It is then compared to determine if the transistor size may help achieve those benefits. Afterwards. A four-bit binary addition is the goal of the circuit that was built. A 4-bit full adder may be built using a totally automated CMOS design process. The concept and layout of a 4-bit full adder are developed in the initial CMOS design. With nodes of 90, 65 and 45 nm, the designs are produced and modelled utilizing technology. Digital integrated circuits with smaller nodes perform better when compared to those with larger ones, according to simulation findings and distinct outputs.

show abstract

Section: Fig 5 Multi Threshold 4-bit Full Addermentioning

confidence: 99%