Design of energy and EDP efficient 1-bit full subtractor based divider circuits for computing systems

Basha, M. Mahaboob; Gundala, Srinivasulu; Khan, Sibghatullah I.

doi:10.1504/ijsse.2021.121462

Cited by 6 publications

(2 citation statements)

References 0 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…While LSs that utilize CC techniques (Figure 2) have less standby power consumption, they are limited by a trade-off between their pull-up and pull-down networks, which affects their speed and energy consumption during switching. LSs face a challenge when up-converting sub-threshold voltages, as it causes the pull-down network areas to be too large and complex in practice [10][11][12][13]. Current-mirror-based architectures [7,10,14] perform better when a wide range of up-conversion is required, as they face more contention among pull-up and pull-down networks, which results in increased speed and reduced energy consumption.…”

Section: Introductionmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

Input Voltage-Level Driven Split-Input Inverter Level Shifter for Nanoscale Applications

Gundala,

Basha,

Madhurima

et al. 2024

Electronics

Self Cite

View full text Add to dashboard Cite

A level shifter (LS) appears to be highly efficient and effective in solving voltage contentions between deep sub-threshold and core voltage levels. An input voltage-level driven split-input inverter that can create common unconnected PMOS and NMOS transistors for the input inverter is proposed, which is powered and used at the input stage to achieve maximum conversion efficiency. Layout and simulation results across different corners have demonstrated that the proposed LS is highly useful for cutting-edge nanoscale applications. It can up-convert voltage from 0.2 V to 1.2 V and down-convert from 1.2 V to 0.2 V @ 1 MHz input pulse, with a level-up or level-down mean switching delay of 1.3 ns, and a power of 9.5 nW. Moreover, the LS occupies an area of 8 μm2, which is a reasonably compact size compared to the typical LS designs. Overall, the proposed voltage LS design is an efficient and effective solution that could have an ample range of applications in IoT and biomedical, wireless sensor networks.

show abstract