2024
DOI: 10.1007/978-981-99-8886-0_28
|View full text |Cite
|
Sign up to set email alerts
|

Design of Energy-Efficient High-Speed 1-Bit Hybrid Full Adder for Fast Computation

Vesapaga Grace Nissi,
Satyajeet Sahoo
Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2024
2024
2024
2024

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
references
References 11 publications
0
0
0
Order By: Relevance