2003 5th International Conference on ASIC Proceedings (IEEE Cat No 03TH8690) ICASIC-03 2003
DOI: 10.1109/icasic.2003.1277613
|View full text |Cite
|
Sign up to set email alerts
|

Design of high performance CMOS current-mode winner-take-all circuit

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
1
0

Year Published

2007
2007
2023
2023

Publication Types

Select...
3
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(1 citation statement)
references
References 16 publications
0
1
0
Order By: Relevance
“…Figure 17. Power-Speed diagram of prior WTA/LTA circuits depending on the architecture[8,10,16,18,20,22,30,36,39,43].…”
mentioning
confidence: 99%
“…Figure 17. Power-Speed diagram of prior WTA/LTA circuits depending on the architecture[8,10,16,18,20,22,30,36,39,43].…”
mentioning
confidence: 99%