Design of low power and high performance router using dynamic power reduction technique

Thalluri, Lakshmi Narayana; Sukhavasi, Susrutha Babu; Tatineni, Krishna Karthik; Kalavakolanu, S R Sastry

doi:10.1109/icdcsyst.2012.6188672

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2013

2023

Publication Types

Select...

Article1

Book1

Relationship

Self Cite0

Independent2

Authors

Journals

Cited by 2 publications

(1 citation statement)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…However, reports on a power-gating scheme for high-throughput packetforwarding LSIs are rarely found, mainly because of the difficulty of ensuring unpredictably arriving packets are forwarded while circuits are turned off. Recently, power reduction of a router circuit has been achieved by using commercially available automatic clock-gating design tool [5], but this was an only a simulation work and the function of the router was limited.…”

mentioning

confidence: 99%

A reliable procedure in a new power management technique for a 200-Gbps packet forwarding LSI

Yasuda

Ohteru

Itoh

et al. 2013

IEICE Electron. Express

View full text Add to dashboard Cite

A new power management scheme enables us to apply the power-gating technique to a 200-Gbps packet forwarding circuit. The circuit is equipped with two 100-Gbps forwarding engines (FEs), each of which processes inbound and outbound packets. When the amount of traffic decreases and only one forwarding engine is capable of processing all incoming packets, a packet-route switch installed in the data path routes all packets to one of the two FEs and the other FE is shut off. This technique reduces the power consumption by 14% when the total traffic rate is less than half of the maximum rate of 200 Gbps.

show abstract

mentioning

confidence: 99%