Design of novel efficient full adder architecture for Quantum-dot Cellular Automata technology

Mokhtari, Dariush; Rezai, Abdalhossein; Rashidi, Hamid; Rabiei, Faranak; Emadi, Saeid; Karimi, Asghar

doi:10.2298/fuee1802279m

Cited by 21 publications

(15 citation statements)

References 14 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Many researchers have implemented various configurations using QCA [2][3][4][5][6][7][8][9][10][11][12][13][14][15][16][17][18][19][20][21], to accomplish the sum and carry functions of a full adder. Few adders were developed using multilayer layers and some with coplanar layers.…”

Section: Related Work On Adders Using Qcamentioning

confidence: 99%

See 1 more Smart Citation

Design of Baugh–Wooley multiplier in quantum-dot cellular automata using a novel 1-bit full adder with power dissipation analysis

Gudivada

Sudha

2020

SN Appl. Sci.

View full text Add to dashboard Cite

Complementary metal oxide semiconductor (CMOS) is a low-power technology typically used in the efficient implementation of digital circuits. However, at nanodimensions, CMOS has problems due to its short channel effects and subthreshold leakage currents. These drawbacks can be overcome with quantum-dot cellular automata (QCA) which is one of the fastest nanotechnologies operated at THz rate. Thus, all digital circuits can now be implemented by QCA at the required nanoscale. This paper proposes a novel, energy-efficient and area-optimized 1-bit full adder design using QCA which provides efficient clocking, reduced cell count and reduced energy dissipation. The proposed design utilizes only 26 quantum cells in 0.02 µm 2 area and has a reduction of 8% in number of cells, 75% in delay and 4% in energy dissipation at 1 K compared to the existing works. This innovative full adder design is used to implement a 4 × 4 Baugh-Wooley multiplier. The simulation results of the multiplier observed on QCADesigner 2.0.3 tool validate that the Baugh-Wooley multiplier designed with the novel 1-bit full adder yields better performance in terms of 9% reduction in area, 17.4% reduction in quantum cells used and reduced power dissipation of 2.44nW.

show abstract

Section: Related Work On Adders Using Qcamentioning

confidence: 99%

“…Later in [15][16][17], the authors designed a 1-bit full adder and implemented a ripple carry adder using it. The cell counts of these three full adders are 47, 46 and 44, respectively.…”

Section: Related Work On Adders Using Qcamentioning

confidence: 99%

Design of Baugh–Wooley multiplier in quantum-dot cellular automata using a novel 1-bit full adder with power dissipation analysis

Gudivada

Sudha

2020

SN Appl. Sci.

View full text Add to dashboard Cite

show abstract

“…The QCA technology was addressed for the first time by Lent et al [7]. This technology presents a novel computation and information transformation method [8,9,10]. The four-dot square cell is the fundamental unit in the QCA technology, which contains two free electrons [9,11,12].…”

Section: Introductionmentioning

confidence: 99%

“…The basic components in this technology are QCA Majority Gate (MG), QCA Inverter Gate (IG) and QCA wire [9,14]. This technology has received extensive attention due to the immense practical applications such as QCA multiplexer [8,9,11], QCA multiplier [15], efficient design of QCA Full Adder (FA) [10,, comparator [14,36] and shift register [37].…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

Novel single layer fault tolerance RCA construction for QCA technology

2019

Self Cite

View full text Add to dashboard Cite

Quantum-dot Cellular Automata (QCA) technology has become a promising and accessible candidate that can be used for digital circuits implementation at Nanoscale, but the circuit design in the QCA technology has been limited due to fabrication high-defect rate. So, this issue is an interesting research topic in the QCA circuits design. In this study, a novel 3-input Fault Tolerance (FT) Majority Gate (MG) is developed. Accordingly, an efficient 1-bit QCA full adder is developed using the developed 3-input MG. Then, a new 4-bit FT QCA Ripple Carry Adder (RCA) is developed based on the proposed 1-bit FT QCA FA. The developed circuits are implemented in the QCADesigner tool version 2.0.3. The results indicate that the developed QCA circuits provide advantages compared to other QCA circuits in terms of double and single cell missing defect, area and delay time.

show abstract

A new applicable and multilayer design of nanoscale adder–subtractor using quantum‐dots

Gao

Mohammed

2022

Concurrency and Computation

View full text Add to dashboard Cite

Quantum-dot cellular automata (QCA) is a technique that can substitute silicon transistors. Besides, the computational architecture and systems are focused on nanoscale QCA in response to industry demands for energy-efficient and high-performance computing systems. Because of the importance of adder/subtractor designs in logical circuits, a novel QCA-based adder/subtractor design is suggested in this study. A full adder is developed first, followed by a full subtractor. These QCA-based adder/subtractor designs are simple, ultra-efficient, constructive, and have easy input and output access.To create the required output, these circuits make use of quantum technology's intrinsic features. The QCADesigner program is used to assess the simulation findings of the recommended designs. Additionally, these designs are investigated in terms of complexity, clocking, cells, and latency. It shows that the recommended design is more efficient than standard designs regarding the area, cell count, and cost. These circuits are among the circuits in which easy access to inputs and outputs is provided, and their connection to other circuits makes them more practical. In addition to the above, the low number of cells, high speed, and easy implementation are among the innovations of the presented circuits. K E Y W O R D Sfull-adder, QCA, QCADesigner, quantum-dot cellular automata, subtractor INTRODUCTIONCMOS circuits may be made in a small amount of time, leading designers to look into it as a business strategy. 1 Documentation of leakage current and high-power usage in CMOS devices has surfaced in past years. As a result, the CMOS technological revolution must occur. Moore's law is followed by CMOS technology, which is based on today's conventional transistors. 2 Enhancing the transistors in a chip in CMOS technology is undesirable. However, since micro and nano-structures have gotten much attention recently, 3 a strategy at the nanoscale can demonstrate the ability to change Moore's law. That strategy is quantum-dot cellular automata (QCA) technology, which broke Moore's law by rapidly substituting innovative technology with CMOS. [4][5][6] In the QCA technology, several studies are conducted on the layout of different digital circuits like basic logic gates, 7 adders, 8,9 encoders, 10 subtractors, 11-13 multiplexers, 14-17 dividers, 18,19 and memory circuits. 20,21 Meanwhile, adders and subtractors hold a unique place in digital systems because they significantly influence their performance. 22,23 It is worth noting that developers strive to research a wide range of challenges, including complexity and limited occupancy space. However, owing to the novelty of this technology, there are still several significant hurdles that have yet to be overcome. 24

show abstract

Design of novel efficient full adder architecture for Quantum-dot Cellular Automata technology

Cited by 21 publications

References 14 publications

Design of Baugh–Wooley multiplier in quantum-dot cellular automata using a novel 1-bit full adder with power dissipation analysis

Design of Baugh–Wooley multiplier in quantum-dot cellular automata using a novel 1-bit full adder with power dissipation analysis

Novel single layer fault tolerance RCA construction for QCA technology

A new applicable and multilayer design of nanoscale adder–subtractor using quantum‐dots

Contact Info

Product

Resources

About