2017 International Conference on Communication and Signal Processing (ICCSP) 2017
DOI: 10.1109/iccsp.2017.8286400
|View full text |Cite
|
Sign up to set email alerts
|

Design of power efficient hybrid flash-successive approximation register analog to digital converter

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
4
0

Year Published

2019
2019
2023
2023

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(4 citation statements)
references
References 9 publications
0
4
0
Order By: Relevance
“…Advances in solutions that address digital formation have led to the development of complementary metal-oxide-semiconductor (CMOS) technology sampling prototypes [7][8][9][10][11][12]. Emerging attempts to address optimization of dynamic range resolution have led to the development of a modulo analog-to-digital converter [13].…”
Section: Literature Reviewmentioning
confidence: 99%
See 3 more Smart Citations
“…Advances in solutions that address digital formation have led to the development of complementary metal-oxide-semiconductor (CMOS) technology sampling prototypes [7][8][9][10][11][12]. Emerging attempts to address optimization of dynamic range resolution have led to the development of a modulo analog-to-digital converter [13].…”
Section: Literature Reviewmentioning
confidence: 99%
“…It is important to note that the reproduced signal is limited to 256 samples, this is to ease the processing pressure on Excel. The new odd/even order sampling mathematical model in Equations (12) and (13) was applied after Fourier Transform Analysis was applied to obtain the sample frequency behavior shown in Figure 6. Results in Figure 6 validate the research assumption that the new odd/even order sampling was half the sampling frequency.…”
Section: Experimental I/q Signal Acquisitionmentioning
confidence: 99%
See 2 more Smart Citations