Design space exploration and synthesis for digital signal processing algorithms from Simulink models

Butt, Shahzad Ahmad; Lavagno, Luciano

doi:10.1109/idt.2013.6727109

Cited by 5 publications

(1 citation statement)

References 9 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…It was shown in recent work [Butt and Lavagno 2012a] [Sayyah et al 2011] that effective hardware synthesis and design space exploration can be performed starting from Simulink models. Simulink can be used as a modeling front-end to high level hardware synthesis tools, which take as input functional specifications in the form of C/C++ or SystemC.…”

Section: Introductionmentioning

confidence: 99%

Designing Parameterizable Hardware IPs in a Model-Based Design Environment for High-Level Synthesis

Butt

Roozmeh

Lavagno

2016

ACM Trans. Embed. Comput. Syst.

Self Cite

View full text Add to dashboard Cite

Model-based hardware design allows one to map a single model to multiple hardware and/or software architectures, essentially eliminating one of the major limitations of manual coding in C or RTL. Model-based design for hardware implementation has traditionally offered a limited set of micro-architectures, which are typically suitable only for some application scenarios. In this paper we illustrate how DSP algorithms can be modeled as flexible intellectual property blocks, to be used within the popular Simulink model-based design environment. These blocks are written in C, and are designed for both functional simulation and hardware implementation, including architectural design space exploration and hardware implementation through high level synthesis. A key advantage of our modeling approach is that the very same bit-accurate model is used for simulation and high-level synthesis. To prove the feasibility of our proposed approach, we modeled an FFT algorithm and synthesized it for different DSP applications with very different performance and cost requirements. We also implemented a high level synthesis IP generator that can generate flexible FFT HLS-IP blocks that can be mapped to multiple micro/macro-architectures, to enable design space exploration as well as being used for functional simulation in the Simulink environment.

show abstract

Section: Introductionmentioning

confidence: 99%