2019 IEEE PES Innovative Smart Grid Technologies Conference - Latin America (ISGT Latin America) 2019
DOI: 10.1109/isgt-la.2019.8895304
|View full text |Cite
|
Sign up to set email alerts
|

Designing a Second Order Generalized Integrator Digital Phase Locked Loop based on a Frequency Response Approach

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
8
0

Year Published

2020
2020
2023
2023

Publication Types

Select...
4
2
1

Relationship

1
6

Authors

Journals

citations
Cited by 10 publications
(8 citation statements)
references
References 27 publications
0
8
0
Order By: Relevance
“…Considering the system parameters, the gains for sFAO 0,1 are taken from [1] and the ones for sFAO ∅,n are copied from [18]. For the proposed mFAO 0,n , pole placement as in (9) is performed such that all poles and eigenvalues of J are shifted by −2 into the negative half plane which is a reasonable compromise between noise sensitivity, overshooting and estimation speed. All system parameters are listed in Tab.…”
Section: Implementation and Measurement Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…Considering the system parameters, the gains for sFAO 0,1 are taken from [1] and the ones for sFAO ∅,n are copied from [18]. For the proposed mFAO 0,n , pole placement as in (9) is performed such that all poles and eigenvalues of J are shifted by −2 into the negative half plane which is a reasonable compromise between noise sensitivity, overshooting and estimation speed. All system parameters are listed in Tab.…”
Section: Implementation and Measurement Resultsmentioning
confidence: 99%
“…To take appropriate countermeasures, firstly these distortions must be identified as fast and precise as possible to protect users from malfunctioning equipment and to prevent destruction of electronic devices. Therefore, in the recent years, much effort has been put into this research question field which resulted in the development of Second-Order Generalized Integrators (SOGI)s [2], [3], [4], [5], [6], [7], [8], [9], [10], [11], [12].…”
Section: Motivation and Literature Reviewmentioning
confidence: 99%
“…The DSC has an ADC with a sampler and zero-order holder (ZOH). The PCC voltage passes in a PLL [22,23] to generate a synchronized reference signal. The reference is compared to the inverter output current.…”
Section: Novelties and Goalsmentioning
confidence: 99%
“…Observe the inverse weighting of y ν 1 by g ν 1 and q ν 1 by −k ν 1 . The adaption in (11) estimate ω for all positive gains γ(t) > 0. The initial value ω 0 helps to improve the transient behavior of the mFLL; e.g.…”
Section: E Frequency Adaption By Modified Fll (Mfll)mentioning
confidence: 99%
“…To take appropriate countermeasures, firstly these distortions must be identified as fast and precise as possible to protect users from malfunctioning equipment and to prevent destruction of electronic devices. Therefore, in the recent years, much effort has been put into this research question which resulted in the development of Second-Order Generalized Integrators (SOGIs) [2], [3], [4], [5], [6], [7], [8], [9], [10], [11], [12], [13], [14], [15], [16].…”
mentioning
confidence: 99%